Author Topic: Verilog(VHDL)  (Read 2291 times)

0 Members and 1 Guest are viewing this topic.

Offline Nate

  • Full Member
  • ***
  • Posts: 425
  • You all suck
    • View Profile
Verilog(VHDL)
« on: April 20, 2008, 04:23:24 pm »
It is the ugliest, most horrible thing I have ever touched.  Does anyone have any experience in it, or suggestions that may prove useful?  Half the syntax seems to be optional in most cases and the only help we get in from a grad student who speaks little english.

Offline Chavo

  • x86
  • Hero Member
  • *****
  • Posts: 2219
  • no u
    • View Profile
    • Chavoland
Re: Verilog(VHDL)
« Reply #1 on: April 20, 2008, 05:56:35 pm »