I just spent the last 3 hours writing a 1 bit MIPS ALU in VHDL, and then using a generate loop to create a 32 bit ALU, plus the testbenches. Now I have to go to bed so I can wake up in 3 hours for work and then class and then work and then class. BAH!